Pipeline architecture for DCT/IDCT
نویسندگان
چکیده
In this paper, a unified sequential architecture for 8-point discrete cosine transform and its inverse is described. The architecture is based on rescheduled constant geometry algorithms, which are mapped onto a one-dimensional structure with the aid of vertical projection. The resulting modular architecture can be efficiently pipelined since arithmetic units are removed from the critical path. In addition, the complexity of the architecture is compared to other previously reported architectures operating over sequential data.
منابع مشابه
Unified Architecture for 8×8 DCT / IDCT with Register-Based Matrix Transposition
In this paper, a unified processor architecture supporting 8× 8 DCT and IDCT is proposed. The architecture is based on row-column decomposition of two-dimensional transform. The resulting modular architecture can be efficiently pipelined. Moreover, the architecture, including the register-based matrix transposition network, is operating over sequential data stream.
متن کاملVariable Length Reconfigurable Algorithms and Architectures for DCT/IDCT Based on Modified Unfolded Cordic
Abstract: A coordinate rotation digital computer (CORDIC) based variable length reconfigurable DCT/IDCT algorithm and corresponding architecture are proposed. The proposed algorithm is easily to extend to the 2-point DCT/IDCT. Furthermore, we can easily construct the N-point DCT/IDCT with two N/2-pt DCTs/IDCTs based the proposed algorithm. The architecture based on the proposed algorithm can su...
متن کاملAn efficient architecture for the in place fast cosine transform
The two-dimensional discrete cosine transform (2D-DCT) is at the core of image encoding and compression applications. We present a new architecture for the 2D-DCT which is based on row-column decomposition. An efficient architecture to compute the one-dimensional fast direct (1D-DCT) and inverse cosine (1D-IDCT) transforms, which is based in reordering the butterflies after their computation, i...
متن کاملRecursive Algorithms and Systolic Architectures for Realization of Type-II Discrete Cosine Transform and Inverse Discrete Cosine Transform
The paper presents novel recursive algorithms for realization of one-dimensional type-II discrete cosine transform (DCT) and inverse discrete cosine transform (IDCT) of any length. By using some mathematical techniques, recursive expressions for DCT and IDCT have been developed. The number of additions and multiplications in the recursive algorithm for DCT are less in comparison with some other...
متن کاملHigh Throughput Parallel-Pipeline 2-D DCT/IDCT Processor Chip
This paper presents a 2-D DCT/IDCT processor chip for high data rate image processing and video coding. It uses a fully pipelined row–column decomposition method based on two 1-D DCT processors and a transpose buffer based on D-type flip-flops with a double serial input/output data-flow. The proposed architecture allows the main processing elements and arithmetic units to operate in parallel at...
متن کامل